We provide a short notation for processes with parallel inputs and outputs. With this specification format synchronous networks or grid protocols can be specified in a straightforward way. For a certain class of connected networks we prove a correctness theorem that characterizes I/O behavior. We illustrate our approach by an example on the approximation of a one-dimensional wave equation. 0 1997 Elsevier Science B.V.
Introduction
A grid protocol is a network that can be associated with parallel computation in a grid-like architecture. Such an architecture can be a network of processors or (groups of) points of measure in some physical phenomenon, for example a vibrating string. A grid protocol is assumed to consist of modules, elementary processors of data that can cooperate with each other by passing values. This cooperation can be modeled in various ways. In this paper we consider value-passing by synchronization (communication actions). A module is characterized by a predefined function (its computational identity), a current value, and a finite number of channels (or ports). A channel models the connection with either one of the network's modules, or with some external device.
In terms of behavior, a module repeatedly performs the parallel execution of input and output actions (each one operating on a distinct channel), followed by an update of its current value. This value update results from application of the module's function to the newly received value(s). In the case that all modules and internal channels of the network form a connected graph and the external behavior is located at one module, we obtain a simple characterization result: the order of the (internal) synchronizations is not relevant and the network's external behavior -stream transformation or generation -is determined by simultaneous value updates.
the process prejix, a generalization of Milner's action prefix which provides a means for binding variables in CCS. With the process prefix and so called early read actions, a concise notation of parallel input is possible. In [I], Baeten and Bergstra proposed axiom systems for action prefixes, process prefixes, and early read actions in the setting of ACP. In order to specify and analyze grid protocols we need to extend the process prefixing mechanism of [l] to an infinitaty setting. For the specification of computable data and value-passing we use some machinery of &RI. [15] , an ACP-based approach in which both data and processes can be formally specified and analyzed.
In terms of computation theory, our approach does not add to research performed elsewhere, e.g., concerning simultaneous primitive recursion theory ' . We only provide results about a simple class of networks. A motivation for this work is to present an operational perspective on the module level -value-passing by arbitrary interleaved synchronizations -and to relate this perspective to a correctness characterization about a network's external input/output behavior. After a brief introduction to the axiom system ACP'(A, y), iteration and alphabet axioms (Section 2), we present ACP&.(A, y), which stands for ACP*(A, 7) with process prefixes and early-read actions (Section 3). Then, in Section 4, we define modules.
For finite, connected networks with output located at one port, we present in Section 5 a simple equation that characterizes external behavior, and hence correctness of the specification. In Section 6 we further generalize our correctness result to a type of networks that can consume input. We illustrate our specification format for grid protocols in Section 7 by a parallel algorithm for the numerical computation of solutions of the one-dimensional wave equation, which is a partial differential equation describing elementary wave phenomena, such as the transversal propagation of vibrations in a string. In a straightforward manner, the algorithm is specified as a connected network, from which its correctness follows. Furthermore, we pay some attention to the elimination of process prefixes and early read actions in the specification, and to simulation issues. Section 8, containing some conclusions, ends the paper.
Related work
Our modeling of modules and grid protocols is very much based on the work done on synchronous concurrent algorithms (SCAs) in Swansea [22] . A particular reason to follow the Swansea approach is given by the following citation: "many specialised l In case all module functions are primitive recursive. Notice that in a many-sorted setting, this type of recursion is inequivalent to non-simultaneous primitive recursion over many-sorted structures (see [22] for further details and references). models of computation possess the essential features of SCAs, including systolic arrays, neural networks, cellular automata and coupled map lattices. The parallel algorithms, architectures and dynamical systems that comprise the class SCAs have many applications, ranging from their use in special purpose devices [s + .] to computational models of biological and physical phenomena". We think that our example on the wave equation supports this claim, and that many practical examples can be obtained from the work done on SCAs.
As mentioned above, in [I] the authors develop a different approach to process prefixing. They circumvent the use of typed variables in value-passing, and related questions of bound variables and a-conversion. A price to be paid is the restriction to a finite data type. In [7] a more abstract approach is followed (network algebra for synchronous and asynchronous dataflow).
Finally, in [ 161 a tool is described that translates a specification in the early-read format into a standard &RI specification (without early reads). This gives way to simulation tools and standard &XL proof theory.
Process algebra, axioms and rules
In this section we recall some basic process algebra (without explicit use of data): the system ACPT(A, y), standard concurrency, and iteration. We quote an expressivity result on ACP'(A, y) with iteration, and give a new, short proof. Finally, we discuss generalized merges, expansion and alphabet axioms, all of which are essential for the specification and verification of grid protocols.
ACPT(A, y), standard concurrency and iteration
The process algebraic framework ACP"(A, y) (ACP with branching bisimulation) has two parameters: a set A of constants modeling atomic actions, and a (partial) binary, commutative and associative communication function y on A, defining which actions communicate.
Furthermore, there are constants 6 (deadlock or inaction) and r (silent step). Process operations in ACP"(A, y) are alternative composition or choice (+), sequential composition (.), parallel composition or merge (]I), left and communication merge (Land 1, used for the axiomatization of II), encapsulation (a~), and hiding (71).
We mostly suppress the . in process expressions, and brackets according to the following precedences: . > {II,k,I} > +. P recess expressions are subject to the axioms of ACP'(A, y), displayed in Table 1 (x, y,z,. . . ranging over processes). Note that + and are associative. We further assume commutativity and associativity of II and 1, also known as SC (standard concurrency [S] ). In this paper we only consider two-party communication or handshaking, axiomatized by x I y ] z = 6 (see [S] ). For a detailed introduction to ACP'(A, y) and SC we refer to [3] . 
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In order to describe iterative processes we shall use the (binary) Kleene star [4, 17] , of which the defining axiom is (BKSl) x*y = x(x*y) + y.
So x* y is the process that chooses between x and y, and upon termination of x has this choice again. Thus, if x is a terminating process then x*6 is the process that repeatedly executes x. Remaining axioms for the *-operation are included in Table 1 . In [lo] , Fokkink and Zantema prove that Al-A5 and BKSl-BKS3 axiomatize strong bisimilarity for processes defined with +, . and *.
For the interested reader, we elaborate a little on the way one can reason with iterative processes. An advantage of the * -operation is that one can reason equationally on infinite processes. As a trivial example, consider Finally, we quote the following expressivity result on regular processes,2 and give a new, short proof. Proof. Let the regular process PI be given by fi = xT=l(ai,i .q) + f3i where ai,j and /$ are finite sums of actions or 6.
Define B as the extension of A with the following 3 + 2n fresh actions:
112, kop, Sstop, and rj,sj (j = 1,. . . , n).
Let y(rj,sj) sf y(q,p,s,t,,p) kf in be th e only communications defined (handshaking). As to provide some intuition, these actions model the following behavior:
instruct the jth process to start, 
o dH(Gi P II Mem) satisfies the equations for fi (i = 1,. . . , n). By the principle RSP (a conditional rule, stating that each guarded recursive specification has a unique solution per variable, see e.g. [3] ), it follows that fi = Z{in) 0 8&G; . P II Mem) (i = l,..., n). 0 Notice that by commutativity of (( we obtain x(zy I( rz) = x(y (( zz) = x(y (( z).
Generalized merge, expansion and alphabet axioms
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We derive
Furthermore, in the setting of handshaking we can use the Expansion Theorem (cf.
[31): Table 2 Alphabet axioms, a E A
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Under certain conditions the scope or action sets I,H of ZI and & applications can be changed. These conditions always depend on the alphabet of a process: the set of atomic actions it can execute. In Table 2 we give some axioms, where a(P) CA is the alphabet of process P. Except for AB6, these axioms stem from [2] . Starting from the alphabet of a process, the conditional alphabet axioms in Table 3 (taken from [2] ) give conditions for changing scope or action sets I,H of ZI and aH applications. Here B 1 C for B, C CA denotes the subset {a E A 1 a = y(b,c) for some b E B,c E C}.
Data and process prefixing
In this section we discuss the way in which data and value-passing are specified, and spell out an example on value-passing. Then we introduce an operation and axioms for process prefixing, and apply these to the value-passing example.
Data and value-passing
In order to reason about processes that manipulate data, we need some minimal assumptions about the data involved: computability in the sense of [9] , with only total functions and decidable equality. We adopt a simple specification paradigm for data and actions parameterized with data, which originates from &RL [ 151. Data are used in two ways: in data-parametric sums and in communications. A typical use of this construct is c<u: N,u(u)~u(u,u+u)),
Note that the type of the variable u is declared in the scope of the C-operation. For the C-operation, axioms and a proof rule are defined in [13, 14] . In particular, these comprise cr-conversion and axioms to change its scope.
We further adopt the usual send-read communication paradigm as defined in Table 4 . Here the idea is that i is a channel or port identifier, and action si(t) models the sending of a data value t along port i. An action q(t) models the reading of the particular value t along channel i. We assume that the communications defined in Table 4 are the only communications defined; in particular this means that the handshaking paradigm is satisfied.
With help of send-read communication and the encapsulation operations & one can easily model value-passing (cf. [20] ). For a small, typical example consider R = C (u : N, q(u) . s2(u + I))*& a process that is willing to receive any natural along channel 1, and q(5). S, a process that initially sends the value 5 along channel 1. The value-passing of 5 between these two can be represented by a{r,,s,}(R II Q (5) 0 where we adopt the notation a,,,,,,), only mentioning the identifiers ri , s1 , from &XL. Hence, single q(n) and q(n) actions cannot occur and are thus enforced to commu- We finish this section with an example that describes a simple, one-module network. be analyzed a communi-
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Let I = {c~,c~} and let P(n) = ZI 0 &(R ]I @2(n) ]I q&n)) .S) for some n E N. From the derivation above it follows that the one-module network P(n) satisfies P(n) = Z . Sour(n) . P(n + 1) + &wt(n) . P(n + 1).
Hence r .P(n) = r .s,&n) .P(n + l), expressing that z *P(n) outputs the infinite stream r . s&n) . s,,t(n + 1) . S,,t(ll + 2) . . . . .
Process prefixing
Let D be some data type. We consider the process prefix operation, notation ;, and early-read actions eri(u) with i a channel or port identifier and v a variable of type D (cf. [l] ). The early-read axiom scheme, parameterized with data type D, is which is an expression without free data-variables. Furthermore,
Us; sj(t) = C (U : D, Yi(U) . sj(t))
for t a closed term of type D. Let A,, be the extension of A (the set of atomic actions) with early-read actions for any action ri : D1 x . ' . x D, declared over A. Axioms for process prefixing are given in Table 5 . The axiom PP4 is considered to be parameterized with the type of the ri action. In the &RL setting, this implies that an early read over pairs of values corresponds with two C-applications (which commute [13, 14] ), e.g., for rk : Alternatively, one can consider a setting with variables over products of the data types involved. Note that for the er actions we use globally typed variables.
Let ACPi,(A, y) be the extension of ACP'(A, y) with early-read actions and process prefixes as introduced above. A particular -and intended -consequence of the sendread communication paradigm (see Table 4 ) is that eri(u) f a = 6 for all CI E A,. This is used in the following example, in which parallel input is unraveled (u,w,F typed as above):
erl(v) . erz(w) + erz(w) . erl(u) + 6); sr(F(u, w)) = (erl(u) . erdw));W'(v,w)) + (en(w) . erl(u));.W(~,w)) = erl(u); (erz(w>; sr(F(u, w))) -t edw); ten(u); sM'(v, w))).
Furthermore, rI and 8H-applications also apply to er-actions via axiom PP4, using the pCRL axioms that state that these applications commute with the x-operation. 
Modules and networks, specification
In this section we propose a specification format for modules, elementary processors of data, Next we introduce networks as a format for the parallel execution of such modules. In fact, the process P(n) defined in Example 3.1 exemplifies the most simple type of network that we consider, containing one module. Our modeling is based on [22] , in which SCAs (synchronous concurrent algorithms) are analyzed.
Modules
A module Mi is supposed to contain a value, a (ppsitive) number n of input channels, and a (positive) number m of output channels. To keep things simple, we first restrict ourselves to a setting with only one data type D. The computational functionality of a module Mi is characterized by a (total) value function Fi : D" + D. We specify a module Mi(d) with current value d, input channels ii,. . . , i, and output channels 01,. . . , o, by means of two iterative processes. The first one of these defines the receivepart Reci of the module (modeling the read actions), the second its send-part Sendi (ready to send the value d along the ports 01,. . . ,o,). These two parts communicate along some channel i, internal to module Mi. The computational functionality of module Mi is modeled in the (internal) si-action of Reci, which can take place after all parallel read actions of Reci have been executed. This yields the following specification and picture of hfi(d): 
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The case that a module reads its own value as an input, i.e. {il,. . . , in} n (01,. . . ,o,} # 0, is called feedback. Per module, at most one feedback channel is allowed in our setting.
For readability, we introduce the following abbreviation for synchronization and abstraction over some port i: we shall often write p IL Q instead of ycr) 0 d{,,si}V' II Q>.
Henceforth, Mi(d) = Reci Iii Sendi(
It is evident that the specific typing of the channels (i.e., of the read and send actions) is not relevant, as long as the function Fi is compatible with it. Therefore, we further consider a many-sorted setting. We assume that each variable is uniquely typed.
Networks
A network is just a collection of modules, in which the read/send connections respect the typing of the corresponding modules. A general restriction is that there is at most one channel for transmission of data from a module to a module (which may be the sending module). In this paper we consider networks of the form where the C?H applications model value-passing synchronizations between the modules Ml,..., M,,.
We further distinguish the following network characteristics: 
l
We can specify these modules by the
M2(m):
1 I
following two iterative processes Ml(n) and 
Verification of connected, single-output networks
This section leads to a correctness result on connected, single-output networks, quoted here. For the case n = 1, the proof of the theorem is trivial. In a connected, singleoutput network with more than one module, all modules but the output module can be partitioned in a number of connected sub-networks that perform I/O with the output module only. From this perspective, the theorem can be easily proved.
The reader not interested in the technical details of the proof of Theorem 5.5 can skip the rest of this section (Section 5), in which we propose some uniform notation, and establish various intermediate results that we use for the proof of the theorem quoted above. We further assume that Recj has input channels indexed from a (non-empty) set Rj and value function I$, and that Sendj has output channels indexed from a (non-empty) set Sj. Observe that both these sets are disjoint with { 1,. . . , n}, the set of internal channels of the modules Ml, . . . , M,, , respectively.
Notational conventions
As to characterize typical states in the execution of a network, we introduce some abbreviations. The receive-part Reel of a module Ml either has received all data of the appropriate type, or has not (2 below is typed as the domain of 4):
For the send-part Sendk of a module Mk we introduce
if S' C Sk and S' # 0.
Observe that by our definition of modules (see Section 4.1) and the abbreviations introduced above, Sendk(dk) E SeIIdk(Sk,dk).
Some network properties
In this section we establish four intermediate results, which we use in the proof of our correctness result. The first of these states that a value-passing communication in a network is not observable in a r . [ ] context. 
Lemma 5.1. Let module Mk transmit values to Ml along channel j, and S' C Sk, R' G RI and (RI
U Sk) 3 j $Z! (R' U S'). Then
(Recl(R',y') Ilj Send&&d)).
As for (*), first observe that the process prefix 
(=C<u m : D, rm(urn) . V' II Q>> = erm(~m); (f' II Q,>
where Q may not contain u, as a free variable. 5 The axiom SUM6, see [13, 141.
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The 
"2' 7. (Recr(R',y') Ilj Sendk(S',d)).
As a corollary we obtain that the particular munications in a network is not relevant.
215
order of the possible value-passing com- N(F,@,) at most a finite number of internal actions, i.e., r-steps, arriving in a unique state in which no further internal steps are possible, and an I/O action must be performed. This depends on connectedness:
Corollary 5.2. For an I/O network N(a) = ZI o 8,y ([ (Ir='=,Mi(di)]) it holds that
consider the network discussed in Example 3.2. Extending this one with a single, isolated module of the form (only performing feedback) yields a network in which the internal feedback-activity sketched above -resulting in r-steps -can be performed in each state. 
t.N(d) = r.zrOaH (1 il(~(~eciUY'~ i'i) Iii Sendi(S$v"',di)) I) .
Because N(a) performs I/O, at least one of RpU' U Syf is non-empty and the corresponding module can only perform an external action. In case all are non-empty, we have found our E(d By assumption and connectedness, 8 g Intern1 g Intern. Let e' = ei,. . . ,e, where ei = Fi(Ji). Consider the derivation in Table 6 . Possible internal steps are between the Znternl-modules. Now we can repeat a similar procedure on the set Znternl. Continuing in this fashion, we end up with an expression that initially only allows external actions: each further partition yields a smaller set of possible internal actions. 0
Correctness of connected, single-output networks
Using the results from the preceding section, we are able to give a short proof of the correctness result quoted before. 
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The internal step of Mi and Lemma 5.4 are applied.
(G) The alphabet axioms are applied. 0
Generalizations, specifications and verifications
We can relax the conditions under which the execution of a network satisfies a single process prefix, followed by a recursive update of its data state. Output may be modified or multiplied, and a restricted form of external input can be allowed. In the rest of this section we make this precise.
Output modijication
Our first generalizations concern the output actions of a connected, single-output network. It is not hard to see that the previous correctness result is preserved if such a network outputs actions of the form for some function F rather than of the form s,,, (d Furthermore, rlextra) (SUZ~~"~) = Sendk because the r{,trO) application distributes over all operations mvolved:
Hence, z . ~{extra) (Sends'") = 7. Sendk(dk). Now let
Mrtra(dk) = (Reck Ilk Sendy'"(dk)).
With some applications of the alphabet axioms it follows that F"(d,),. . .,F,(d,,) ).
We further consider a single-output, connected network as one that may contain extra, hidden output channels, and that may return 'modified' output.
Single-I/O networks
A network is single-I/O if all its I/O activity (its collection of external read and send actions) stems from a single module, the I/O-module. In this section we establish a characterization result for single-I/O networks. This gives way to regarding networks as stream transformers, be it that the I/O connection is located at a single module. In particular, this allows one to connect a single output-network to a single-I/O network while preserving a simple correctness characterization.
Including the generalizations from the previous section, we extend our characterization result to the class of connected, single-I/O networks. Let n B 1, d' = d 1,. . . , d,, be a where In U Out = Extern, and In (Out) is the index set of the network's external input (output) actions, and 2. In step (E), the complete prefix [IliEExrern ai( has to pass the scope of the zzoa~-application. An application of the Expansion Theorem is helpful here. 0
Observe that in case there are no external input actions, we find a straightforward generalization of Theorem 5.5: in a r . [ ] context the network recursively outputs a single prefix containing a merge of (modified) output actions, after which it updates its values.
In case there is input, executing the prefix includes the performance of the external read actions, after which the network can continue with its updated data state.
7. An example: the wave equation
In this section we study a parallel algorithm for an approximation of a wave equation. We specify a given algorithm for this approximation in a single-output and connected network. The resulting network can be characterized as a grid protocol. We refrain from a formal definition of such protocols, and -as stated before -use the term for networks that can be associated with grids (processors or points of measure in some physical phenomenon, for instance a string). Finally, we present some simulation results.
The wave equation
Consider instance of vibrations in a string, where it is required that the tension in the string is approximately constant. The constant c is described by ,/i$, where T is the tension in the string and p the string mass per unit of length. In general, in solutions y(x, t) the constant c is interpreted as the propagation velocity of the wave in transversal direction. Throughout this section we keep the string example in mind.
In order to solve the wave equation boundary conditions and initial conditions are needed. As boundary conditions we assume that ~(0, t) = y(Z, t) = 0 for t >O, i.e. that the string is fixed in x = 0 and x = 1. With these boundary conditions a string amplitude at some time t, as a function of X, may be graphically represented as in Fig. 1 .
We moreover require that we have y(n, 0) and ay/dt ll=o as given initial conditions for 0 dx d 1. From these two functions it is possible to derive an approximation of y(x, At),
where At is a very small time interval. The values y(x, 0) and y(x, At) will be needed later on for initializing an algorithm that numerically solves the wave equation. Let N be a natural number, and Ax = Z/N a very small length interval. We define From numerical analysis it is known that yi(t) approximates y(iAx, t) for 1 <id N -1, and ta2At
(see e.g. [11, 21] ). Therefore, the above equation for yi(t + At) may serve as a basis for numerical approximation of solutions of the wave equation.
Now an algorithm for calculating wave amplitudes vi(t) may be designed which uses one processor per sample point on the x-axis, i.e., one for every i and one for each boundary. As a result the calculations for the sting amplitude at some sample moment t will be carried out by N + 1 processors in parallel. In fact, N -1 processors will suffice, since the values at the sample points i = 0 and i = N are already known from the boundary conditions.
In the subsequent pages we specify such a parallel algorithm based on the networks as studied in the previous section. For simplicity we assume that AX and At are given, and that there is no interaction between a user of the algorithm and the algorithm itself; the algorithm just produces an infinite stream of outputs. Of course we need a criterion for correctness; we require that the algorithm outputs approximations of the total string amplitudes on the successive sample moments:
where y'(t) abbreviates ye(t), . . . , yN(t). Other requirements are that the algorithm contains no deadlocks or livelocks, so that it is always able to proceed. We will see from one simple equation on the external behavior of the algorithm that these three requirements are satisfied. This equation immediately follows from Theorem 5.5.
A grid protocol modeling the wave
In the previous section we established the following equation for the calculation of the new value of coordinate yi: yi(t + At) = F(yi(t), yi(t -At), yi-l(t), yi+l(t)). l the output of processor Pi-l, l the output of processor Pi (itself), l the output of processor Pi+,, and l the previous output of processor Pi (itself). Naturally, processors PO and PN do not need input at all. However, for reasons of uniformity we also use channels from PI to PO and from PN__I to PN. The last item above requires that we store the output of each processor for one time slot. This is, however, not possible in a single module. We solve this problem by splitting each processor fi into a calculating module Mi and a delay module 0,. The delay module does nothing more than storing the output value of the calculating module for one time slot. After that, this value is sent back to the calculating module. We can now state that the input of each module Mi (0 < i < N) should be:
l the output of module Mi-1, l the output of module Mi (itself), l the output of module A4i+t, and l the output of module Di. We can visualize this as follows:
Now that we have composed a grid protocol modeling the wave equation, we can start writing a specification in the early-read format. This is not difficult: just read what happens from the picture. To start with, we specify the Di (0 < i < N) modules:
Here, er(Ml,o,)(u) and s(Q,M~u~)(u) stand for an early read or a send action on the ports connecting Mi and Di. Note that (Mi,Di) is the port from Mi to Di and (Di,Mi) the port from Di to A4i. The actions er(o<)(v) and As stand for an early read or a send action on the internal port of the concerning module. Likewise, we specify the modules A4i: 
Note that PO and PN need not to be split in a calculating and a delay module. Since we describe a wave through a string with both ends tight, the output value of processors PO and PN will remain zero all the time:
Po(d, e) = Pi(O) and PN(d, e) = PN(O).
The only thing left to specify is the output module 0: 
~{(PO,~~),(M~,PO),(P~,O),(MN-~,~N),(~N,~N--~),(~N,~)).
The external behavior of the algorithm can then be expressed by
.s,,t(y'(aAt)). .... Irfi(yi((k + 2) ' At), yi((k + 1) . At)) . i=O I)
Simulation of the grid protocol
The early-read format that we used in the previous section has been formalized as an adaptation of the specification language &RI [15] . See [16] for a description of this adaptation. In the same paper, a tool is described, which translates a specification in the early-read format into a specification without early reads. This makes it possible to use the simulator from the PSF Toolkit [23] which means that we are able to simulate our specification. The PSF Toolkit, to which the simulator belongs, is a set of tools designed for the specification language PSF [l&19]. Since &RI can be considered a small subset of PSF, an adapter was written so that the PSF Toolkit could be used for @RI specifications as well. By removing the early reads from our specification, we make the specification suited for this adapter.
The early reads can be removed, because they form no functional extension to &XL. They have been added with the purpose of simplifying the specification of grid protocols, but as argued before, it is possible to specify these protocols without early reads. As an example, we give a specification of Ri from the previous section:
Without early reads, a straightforward specification of Ri is the following:
. %dF(~l~ u2,u3, u4))>))) 03 +~h4_,,~)(u3~ . E(r(D,,b4,)(~2) C@wz+,,h4,)(u4) 03 02 04
'S(M,)(F(ul,U2,u3,U4)))) +C(q4,+d4,)(u4) . CG-(ht4,)(u2) . qhfAF(u1,u2, u3,u4)))))) 04 02 +C (r(~+,,h4d~4) . CW (4,du2) . C@(M,-,,.du3) 04 02 03 qM,)vYul, 02, u3, D4))))
Note that we do not claim that this is the shortest @XL specification possible. In [ 161 a shorter, yet more tricky approach is presented. However, we think that this example shows that the early-read format is a useful syntactical extension, which allows for compact and simple specifications. Having automatically derived a conventional @XL expression, we are now able to use it as input for the simulator.
Figs. 2-5 show different states of the simulation of module Ml. We left out encapsulation and abstraction to be able to show all actions. It is for this that we will speak of the unsynchronized module Ml. Each figure shows a Choose and a Trace window. The Choose window presents the possible actions that can be performed in the current state.
The Trace window shows the actions that have been performed since initialization. Fig. 2 shows the initial state Ml(RO): no actions have been executed yet. In the Choose window, one can clearly distinguish the sending and the receiving part of the module. Some initial output value RO can be sent via the five output ports; from the four input ports arbitrary values can be read. Each read and send action has two arguments, The first argument is the port that is being used, the second argument contains the actual data (floating reals). The sums surrounding the read actions indicate that an arbitrary value can be read. Which value will be read depends on which value is sent by the other modules (or, in one case, by the same module). It can be seen that all read and send actions can be executed in arbitrary order: each of the four read and five send actions can be chosen. .I
ST ___ atoll S(pui(i), O), RO) atoll r(p(D(l), tici)), R2) aton r(p(n(2), n(l)), ~3) aton s~p0l(l), n(2)). RO> Ccl". cCpM1). nci)), RO) atw scpuw, nto)), Ro) at-r<pwo), nci)), ~1) Fig. 3 . Module A41 (unsynchronized) after reading all input and sending almost all output. Fig. 3 shows the state in which all input has been read, and the initial output value RO has been sent to all but one output ports (the port p (M (1) , D (11) ). The read and send action on port p (M(1) , M( 1) > have synchronized into the communication action c (p (MC 1) , M (1) I, RO) . The Trace window shows that the reading and sending has been interspersed. The Choose window shows that the receiving part of the module has read the real numbers RO to R3 and is ready to send the calculated value F(R0, R2, RI, R3) on the internal port p (MCI > > to the sending part. The sending part, however, is not yet ready to receive this value, because it still has to send the initial output value RO to one output port (p(M(l), D(l))).
-_ aton sQ~(tl (l) . O), RO) atom r~p~Ll(l), Ml,,, R2) aton r(p(n(2). Ml,,, R3) aton s(p(n(l), nte,,, Ro) ~0". dpwi), nw), Ro) at0n dpml), n(o)), ~0) ah dpwo), tici)), RI) aton dpam, O(l)), RO) O(l>, ncl,,, R2 ) aton dpw2). nci)), ~3) atom s(P(~(I). n(2)), ~0) ~0". dp(nw, ncl)), ~0) aton r(pww. nto)), ~0) aton dpwo), Ml,,, RI) aton dpcnw. O(l)), RO) corn.. dp(n(l)). FUlo, R2, Rl, R3)) Fig . 4 shows the next state, in which the initial output value RO has also been sent to the final output port. The Choose window now shows that the calculated value can be read (by the sending part), sent (by the receiving part -which was already the case), and therefore be communicated on the internal port p (MC 1) I. Note that the separate read and send action on this internal port are visible only because we simulate an unsynchronized version of Ml. When simulating the module with encapsulation, this communication is enforced. Separate read and send actions will then be prohibited.
The communication mentioned above has taken place in Fig. 5 . The unsynchronized module has now evolved in M~(F(RO, R2, Rl, R3)), a state similar to the initial state, as can be seen in the Choose window. The sending part of the module will now send the calculated value F (RO, R2, Rl , R3) to its output ports, instead of the initial output value RO.
Conclusions
We hope to have shown that process prefixing and early reads allow for a short and clear notation of parallel algorithms and other concurrent phenomena. We think it is a useful extension to ACP-based specification formalisms. Of course, much work remains to be done, for example regarding extensions in the field of asynchronous networks.
